Design a 2s complement adder/subtractor for a 6 bit number. The design should incorporate the overflow detection. 5. (4M)

Design a 2’s complement adder/subtractor for a 6 bit number. The design should incorporate the overflow detection. 5. (4M) Show transcribed image text