Design ALU (Arithmetic and Logic Unit) using SystemVerilogInputs coming from DR, INPR, AC, E2 outputs: out, carrySignals: and, cir, cil, add, comp, trans_dr,trans_inpr
(Mano’s basic computer)